Performance Evaluation of AES using Hardware and Software Codesign
نویسندگان
چکیده
Implementation of Advanced Encryption Standard (AES) algorithm is more intensive discussion from its starting publication especially in terms of performance. However the studies of implementation of AES using hardware or software, the performance and cost are high to low respectively. The propose method is implemented using hardware and software Co design. This paper presents AES implementation on different platform like ARM7, microblaze, FPGA and compares the results with these performances. The target hardware used in this paper is Spartan 3s400PQ208-4 FPGA from Xilinx. The performance is simulated and validated.
منابع مشابه
Design Process and Tools for the HW/SW-Codesign and Rapid-Prototyping of Parallel and Heterogeneous Real-Time Communication Systems1
Based on the methodology for the development of communication systems, a framework for early performance evaluation and hardware/software codesign of such systems is presented. We describe how performance requirements can be formulated in a formal way during the analysis phase of a project and how these requirements are used by the synthesis tools for hardware/software codesign during the desig...
متن کاملDESC: A Hardware-Software Codesign Methodology for Distributed Embedded Systems
The hardware-software codesign of distributed embedded systems is a more challenging task, because each phase of codesign, such as copartitioning, cosynthesis, cosimulation, and coverification must consider the physical restrictions imposed by the distributed characteristics of such systems. Distributed systems often contain several similar parts for which design reuse techniques can be applied...
متن کاملA Tool for Performance Evaluation in a Formal Codesign Framework
Hardware-software (HW-SW) codesign is an attempt to integrate hardware and software design techniques. A critical feature of all codesign methods is evaluation of the performance of the system. The best approach is to estimate performance based on the high-level specifications of the system before starting the subsequent partitioning and synthesis phases: these phases waste a large amount of re...
متن کاملHardware/software codesign for mobile speech recognition
In this paper, we explore high performance software and hardware implementations of an automatic speech recognition system that can run locally on a mobile device. We automate the generation of key components of our speech recognition system using Three Fingered Jack, a tool for hardware/software codesign that maps computation to CPUs, data parallel processors, and custom hardware. We use Three...
متن کاملECE4530 Fall 2011: Codesign Challenge Bit-Matrix Multiplication on a DE2-115 FPGA Board
The Codesign Challenge is the final assignment in ECE 4530. This project is an exercise in performance optimization: you will start from a given reference application on a Nios-II processor. You have to improve the performance of the reference application as much as possible, using the hardware/software codesign techniques covered in this course. Typically, you would design a hardware coprocess...
متن کامل